Welcome
Username or Email:

Password:


Missing Code




[ ]
[ ]
Online
  • Guests: 52
  • Members: 0
  • Newest Member: omjtest
  • Most ever online: 396
    Guests: 396, Members: 0 on 12 Jan : 12:51
Members Birthdays:
No birthdays today

Next birthdays
11/27 Dax (42)
11/27 Mino (49)
11/29 Sonic (58)
Contact
If you need assistance, please send an email to forum at 4hv dot org. To ensure your email is not marked as spam, please include the phrase "4hv help" in the subject line. You can also find assistance via IRC, at irc.shadowworld.net, room #hvcomm.
Support 4hv.org!
Donate:
4hv.org is hosted on a dedicated server. Unfortunately, this server costs and we rely on the help of site members to keep 4hv.org running. Please consider donating. We will place your name on the thanks list and you'll be helping to keep 4hv.org alive and free for everyone. Members whose names appear in red bold have donated recently. Green bold denotes those who have recently donated to keep the server carbon neutral.


Special Thanks To:
  • Aaron Holmes
  • Aaron Wheeler
  • Adam Horden
  • Alan Scrimgeour
  • Andre
  • Andrew Haynes
  • Anonymous000
  • asabase
  • Austin Weil
  • barney
  • Barry
  • Bert Hickman
  • Bill Kukowski
  • Blitzorn
  • Brandon Paradelas
  • Bruce Bowling
  • BubeeMike
  • Byong Park
  • Cesiumsponge
  • Chris F.
  • Chris Hooper
  • Corey Worthington
  • Derek Woodroffe
  • Dalus
  • Dan Strother
  • Daniel Davis
  • Daniel Uhrenholt
  • datasheetarchive
  • Dave Billington
  • Dave Marshall
  • David F.
  • Dennis Rogers
  • drelectrix
  • Dr. John Gudenas
  • Dr. Spark
  • E.TexasTesla
  • eastvoltresearch
  • Eirik Taylor
  • Erik Dyakov
  • Erlend^SE
  • Finn Hammer
  • Firebug24k
  • GalliumMan
  • Gary Peterson
  • George Slade
  • GhostNull
  • Gordon Mcknight
  • Graham Armitage
  • Grant
  • GreySoul
  • Henry H
  • IamSmooth
  • In memory of Leo Powning
  • Jacob Cash
  • James Howells
  • James Pawson
  • Jeff Greenfield
  • Jeff Thomas
  • Jesse Frost
  • Jim Mitchell
  • jlr134
  • Joe Mastroianni
  • John Forcina
  • John Oberg
  • John Willcutt
  • Jon Newcomb
  • klugesmith
  • Leslie Wright
  • Lutz Hoffman
  • Mads Barnkob
  • Martin King
  • Mats Karlsson
  • Matt Gibson
  • Matthew Guidry
  • mbd
  • Michael D'Angelo
  • Mikkel
  • mileswaldron
  • mister_rf
  • Neil Foster
  • Nick de Smith
  • Nick Soroka
  • nicklenorp
  • Nik
  • Norman Stanley
  • Patrick Coleman
  • Paul Brodie
  • Paul Jordan
  • Paul Montgomery
  • Ped
  • Peter Krogen
  • Peter Terren
  • PhilGood
  • Richard Feldman
  • Robert Bush
  • Royce Bailey
  • Scott Fusare
  • Scott Newman
  • smiffy
  • Stella
  • Steven Busic
  • Steve Conner
  • Steve Jones
  • Steve Ward
  • Sulaiman
  • Thomas Coyle
  • Thomas A. Wallace
  • Thomas W
  • Timo
  • Torch
  • Ulf Jonsson
  • vasil
  • Vaxian
  • vladi mazzilli
  • wastehl
  • Weston
  • William Kim
  • William N.
  • William Stehl
  • Wesley Venis
The aforementioned have contributed financially to the continuing triumph of 4hv.org. They are deserving of my most heartfelt thanks.
Forums
4hv.org :: Forums :: Projects
« Previous topic | Next topic »   

My first DRSSTC

Move Thread LAN_403
Steve Ward
Wed May 17 2006, 06:10PM
Steve Ward Registered Member #146 Joined: Sun Feb 12 2006, 04:21AM
Location: Austin Tx
Posts: 1055
The extra cycle thing at the end only occurs if you are using a VCO, because the *first* cycle is not synced with the interrupter (like it would be in real operation). The only condition that can cause that in real operation is by setting the interrupter timing *just* on the edge, but it doesnt matter really, its a perfectly safe condition.

Dan, i cannot find these illegal states. Ive gone through every possible sequence of events with the flip flop, and all conditions are predictable. The only possible problem is if S! and R! (Clr! and Pre!) go high simultaneously, which is pretty much impossible with my circuit. The circuit works perfectly for me, ive never had a problem with it. If you can point out the illegal state, id appreciate it. This is the schematic im using:

Link2
Back to top
Steve Conner
Wed May 17 2006, 06:48PM
Steve Conner Registered Member #30 Joined: Fri Feb 03 2006, 10:52AM
Location: Glasgow, Scotland
Posts: 6706
Shh Dan! Don't use the "M" word.

Metastability is what you get when the data input to the flip-flop changes exactly as the clock is changing state. The flip-flop can't decide whether to accept the new data or reject it and hold the old stuff. What happens is undefined. The probability of hitting it at exactly the "wrong" time is very small, but if you do hit the sore point, the output can stick for a relatively long time before it makes its mind up. I think Dan was saying that some flip-flops can lose the plot completely and put their Q and Q' outputs in the same state.

All SSTC drivers that use flip-flops will suffer from this problem, including my PLL design. I knew about metastability and the possibility of illegal states when I designed it, and put two flip-flops in a row to make the odds of it happening a good deal steeper.

One electronics text I know of uses Jean Buridan's paradox to illustrate this effect. A dog is placed midway between two identical bowls of dog food and it's supposed to starve to death because it can't decide which to eat first. My driver circuit eats both and takes a whiz on your trouser leg.
Back to top
HV Enthusiast
Wed May 17 2006, 06:59PM
HV Enthusiast Registered Member #15 Joined: Thu Feb 02 2006, 01:11PM
Location:
Posts: 3068
One of the problem conditions is when the PRE and CLR are simultaneously LOW. This produces a state where both Q and Q' are HIGH.
This occurs on each rising edge of your interruptor pulse. When the interruptor goes HIGH, the CLR input on the JK goes LOW at this same time, because of the RC delay, the PRE input on the JK remains low for about 15us putting the flip-flop into a metastable state during this time. When the flip-flop is in a metastable condition, the outputs are undetermined and will tend to oscillate between logic 0 and 1.

Of course, the condition usually removes itself when either PRE or CLR goes HIGH again, but for 15us you have a condition where both Q and Q' are undetermined and maybe oscillating between 0 and 1.

Of course, as you said, it may not be an issue with the application you are using. Typically, you can generally tolerate metastable states so long as the clock period is greater than the time it takes for a metastable state to resolve itself to a stable condition.

As you said, your circuit may work perfectly okay, but as i pointed out, the metastable condition does exist on every interruptor pulse.

Back to top
Marko
Sat Jun 24 2006, 06:37PM
Marko Registered Member #89 Joined: Thu Feb 09 2006, 02:40PM
Location: Zadar, Croatia
Posts: 3145
A new update, 'real' first light finally. And also new interesting problems with primary feedback..

Back to top
Reaching
Sat Jun 24 2006, 07:02PM
Reaching Registered Member #76 Joined: Thu Feb 09 2006, 10:04AM
Location: Hemer, Germany
Posts: 458
mhh, maybe you can describe the new interesting problems a bit? confused
Back to top
Marko
Sat Jun 24 2006, 07:41PM
Marko Registered Member #89 Joined: Thu Feb 09 2006, 02:40PM
Location: Zadar, Croatia
Posts: 3145
It's all in the first post. With primary feedback oscillation collapsed after few cycles, but later I found it working good with 10K resistor in series with CT output.

I found no bugs multimetering the input stage (diodes, cap, resistor..), problem seems to be a bit deeper that that.
Back to top

Moderator(s): Chris Russell, Noelle, Alex, Tesladownunder, Dave Marshall, Dave Billington, Bjørn, Steve Conner, Wolfram, Kizmo, Mads Barnkob

Go to:

Powered by e107 Forum System
 
Legal Information
This site is powered by e107, which is released under the GNU GPL License. All work on this site, except where otherwise noted, is licensed under a Creative Commons Attribution-ShareAlike 2.5 License. By submitting any information to this site, you agree that anything submitted will be so licensed. Please read our Disclaimer and Policies page for information on your rights and responsibilities regarding this site.